SystemVerilog

SystemVerilog language is based out of Verilog along with OOPS concepts extracted out of C++. It is extensively used by Digital verification engineers for complete verification of a Device Under Test (DUT).

Here are some posts to learn and refresh SystemVerilog:

SystemVerilog Reference Sheet

SystemVerilog Sample Testbench Environment