As we move into lower process nodes over the years, reduction of power is becoming a critical factor during chip design along with reduction of area. Low power design techniques at the RTL level can significantly help to manage power requirements.
Linear Feedback Shift Register is used to generate pseudo random numbers. It is used during DFT in VLSI and other applications like DSP. Let us see how to write a Verilog code to design it.